



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/685,919	10/15/2003	William E. Welnick	33692.03.3198	7060
23418 VEDDER PRI	7590 02/25/2008 CE KAUFMAN & KAMM	EXAM	EXAMINER	
222 N. LASALLE STREET			RAMPURIA, SHARAD K	
CHICAGO, IL	, 60601		ART UNIT PAPER NUMBER	
			2617	
				
			MAIL DATE	DELIVERY MODE
			02/25/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)			
Office Action Summary		10/685,919	WELNICK ET AL.			
		Examiner	Art Unit			
		Sharad Rampuria	2617			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
WHICHEVER IS LON - Extensions of time may be a after SIX (6) MONTHS from - If NO period for reply is spec - Failure to reply within the se	TUTORY PERIOD FOR REPLY GER, FROM THE MAILING DA variable under the provisions of 37 CFR 1.13 the mailing date of this communication. iffied above, the maximum statutory period w t or extended period for reply will, by statute, ffice later than three months after the mailing ent. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 6(a). In no event, however, may a reply be still apply and will expire SIX (6) MONTHS for cause the application to become ABANDO	ON. e timely filed rom the mailing date of this communication. INED (35 U.S.C. § 133).			
Status						
1) Responsive to o	Responsive to communication(s) filed on <u>21 November 2007</u> .					
2a) This action is FI	<i>,</i> —					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4a) Of the above 5) ☐ Claim(s) 6) ☑ Claim(s) <u>1-21</u> is 7) ☐ Claim(s)	/are rejected.					
Application Papers						
9) The specification	n is objected to by the Examine	·.				
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C.	§ 119					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
·	•					
Attachment(s)	J (DTO 000)	-	(272)			
 Notice of References Cite Notice of Draftsperson's F 	ed (PTO-892) Patent Drawing Review (PTO-948)	.4) Ll Interview Summa Paper No(s)/Mail				
3) Information Disclosure Sta Paper No(s)/Mail Date	atement(s) (PTO/SB/08)	5) Notice of Informa 6) Other:	5) Notice of Informal Patent Application			

DETAILED ACTION

Disposition of the claims

I. The current office-action is in response to the amendment filed on 11/21/2007.

Accordingly, Claims 1-21 are imminent for further assessment as follows:

Claim Rejections - 35 USC § 103

- II. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 1-21, are rejected under 35 U.S.C. 103(a) as being unpatentable over **Hooper et al.** [US 5734980] in view of **Koo et al.** [US 7218942 B2].

As per claim 1, **Hooper** teaches:

A circuit (inherent in view of the steps of Figure 2) operative to acquire a more-preferred stored SID element comprising: memory (column 6, lines 41 to 65) containing a roaming list that includes a plurality of stored SID elements ranked according to an order of preference (column 6, lines 52 to 54) including at least one more-preferred stored SID element and at least one less-preferred stored SID element (column 6, lines 54 to 65, the more-preferred and less-preferred SID elements are being interpreted to be any SID element that is ranked above or below respectively one another); and

Hooper doesn't teach specifically, logic circuitry, operatively coupled to the memory, and operative to perform a first more-preferred SID acquisition sequence and then a second more-preferred SID acquisition sequence that includes repeatedly attempting acquisition of the at least one more-preferred stored SID element using a same frequency during the second more-preferred SID acquisition sequence. However, **Koo** teaches in an analogous art, that logic circuitry, operatively coupled to the memory, and operative to perform a first more-preferred SID acquisition sequence and then a second more-preferred SID acquisition sequence that includes repeatedly attempting acquisition of the at least one more-preferred stored SID element using a same frequency during the second more-preferred SID acquisition sequence. (e.g. the mobile communication terminal judges whether there is the same digital channel as the currently obtained digital channel by itself among the digital channels stored in the MRU table (step S38). If there is the same digital channel, the mobile communication terminal performs a call originating through the corresponding digital channel in the AMPS area (step S36).; Col.4; 8-14

and 18-25). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to modify **Hooper** including logic circuitry, operatively coupled to the memory, and operative to perform a first more-preferred SID acquisition sequence and then a second more-preferred SID acquisition sequence that includes repeatedly attempting acquisition of the at least one more-preferred stored SID element using a same frequency during the second more-preferred SID acquisition sequence in order to provide a method for transmitting a digital channel with priority of a mobile communication terminal capable of searching/transmitting a digital channel with priority which is available for service in an analog field area.

Hooper also discloses all the elements of claims 2, 7, and 11, including wherein the logic circuitry is operative to attempt acquisition of the at least one less-preferred stored SID element as part of performing the second more-preferred SID acquisition sequence. See, column 9, lines 12 to 28 and Figure 2.

Hooper also discloses all the elements/steps of claims 3, 12, and 17, including wherein the logic circuitry is operative to perform the second more-preferred SID acquisition sequence if the more-preferred stored SID element is not acquired during the first more-preferred SID acquisition sequence. See, column 10, line 65 to column 11, line 13 and Figure 2.

Hooper also discloses all the elements of claim 4, including, wherein the logic circuitry is operative to attempt acquisition by comparing received broadcast SID information with one of the plurality of stored SID elements ranked according to an order of preference including at least

Application/Control Number:

10/685,919

Art Unit: 2617

one more-preferred stored SID element and at least one less-preferred stored SID element. See, column 9, lines 1 to 11 and claim 1.

Hooper also discloses all the elements of claims 5 and 13, including wherein the roaming list includes a (storing) first more-preferred stored SID element, (storing) a second more-preferred stored SID element, and a plurality of less preferred SID elements wherein logic circuitry is operative to perform the second more-preferred SID acquisition sequence, that includes repeatedly attempting acquisition of the first more-preferred stored SID element, repeatedly attempting acquisition of the second more-preferred stored SID element and a single acquisition attempt of each of the at least one less-preferred stored SID element. See column 9, line 46 to column 10, line 65 and Figure 2, for example, if two frequencies are searched and the second frequency is determined and stored at step 92 and there are no further frequencies to search then repeated acquisition of a first and a second more-preferred SID have been done at steps 86 and 90 and single attempted acquisitions have been attempted in step 94 for the other stored SIDs for the first frequency scanned.

Hooper also discloses all the elements of claim 9, including the logic circuitry camps on at least one less-preferred stored SID element if acquisition on the at least one less-preferred stored SID element is available (column 10, lines 47 to 64) and if acquisition on the at least one more-preferred store SID element is unavailable (Id.), and wherein the logic circuitry camps on the at least one more-preferred SID stored element if the at least one more-preferred stored SID element is acquired at any time (column 10, line 65 to column 11 line 13).

10/685,919 Art Unit: 2617

Hooper discloses all the steps of claim 15, including, receiving broadcast SID information, wherein attempting acquisition is based on comparing the received broadcast SID information with one of the Plurality of stored SID elements. See, column 9, lines 1 to 11.

Hooper also discloses all the steps of claim 18, including attempting acquisition of the at least one less-preferred stored SID element as part of performing the second more-preferred SID acquisition sequence. See, column 9, lines 12 to 28.

Hooper also discloses all the elements of claim 20, including camping on the at least one more-preferred stored SID element if acquisition of the at least one more-preferred stored SID element is available (column 9, lines 1 to 11); and camping on the at least one less-preferred stored SID element if acquisition of the at least one less-preferred stored SID element is available and if acquisition of the at least one more-preferred stored SID element is unavailable (column 10, lines 47 to 64).

Hooper also discloses all the elements of claim 16. See the rejection of claims 9 and 20.

Hooper also discloses all the elements of dependent claim 21, including wherein the more-preferred stored SID element defines the home system. See, step 78. of Fig.2.

Claims 6, 8, 10, 14, 19, are the wireless device, memory containing instructions executable by one or more processing devices, method claims, corresponding to the logic circuitry claim 1 respectively, and rejected under the same rational set forth in connection with the rejection of claim 1 respectively, above.

10/685,919 Art Unit: 2617

Response to Amendments & Remarks

III. Applicant's arguments with respect to claims 1-21 has been fully considered but is moot in view of the new ground(s) of rejection.

Conclusion

IV. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sharad Rampuria whose telephone number is (571) 272-7870. The examiner can normally be reached on M-F. (8:30-5 EST).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, George Eng can be reached on (571) 272-7495. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://portal.uspto.gov/external/portal/pair. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free) or EBC@uspto.gov.

/Sharad Rampuria/ Primary Examiner Art Unit 2617